

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2004-031526

(43)Date of publication of application : 29.01.2004

(51)Int.Cl. H01L 21/301
H01L 33/00

(21)Application number : 2002-183730

(71)Applicant : TOYODA GOSEI CO LTD

(22)Date of filing : 24.06.2002


(72)Inventor : HASHIMURA MASAKI

(54) MANUFACTURING METHOD OF GROUP III NITRIDE COMPOUND SEMICONDUCTOR ELEMENT

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a method of separating a group III nitride compound semiconductor element, in which there are few element cracks and fragments and which has excellent yield.

SOLUTION: The group III nitride compound semiconductor layers in a plurality of layers are formed on a substrate 1s, and elements are formed and electrodes are formed. (a) The state in which only an electrode forming layer on the side near to the substrate is left by an etching or a dicing by a dicer on an isolation line (the two group III nitride compound semiconductor layers 2n and 3p are represented.) or the state in which there is no III nitride compound semiconductor layer on the isolation line are formed. (b) A protective film 4 is formed on the whole surface, and (c) an isolation groove 5 is formed to the substrate 1s by a laser. (d) The protective film 4 is removed together with a reactant by the laser, and (e) the rear of the substrate 1s is polished and the substrate 1s is thinned. (f) A rear groove 6 is formed so as to correspond to the lattice frame-shaped isolation line of the rear of the substrate 1s, and (g) separate element is isolated along the isolation line.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

* NOTICES *

JPO and NCIP are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1]

In the manufacture approach which separates 3 group nitride system compound semiconductor element formed on the substrate, and is used as each 3 group nitride system compound semiconductor element,

The semi-conductor layer removal process made into the condition that only the electrode formative layer of a side with 3 group nitride system compound semiconductor layer near said substrate on a separation line was left behind, or the condition that there is no 3 group nitride system compound semiconductor layer on a separation line,

The protective coat formation process which forms a wrap and a protective coat removable at a next process for a substrate front-face side layer,

The laser scan process which scans a laser beam along with a separation line, and forms a separation slot,

It has removal processes, such as a protective coat which removes the discard produced by said protective coat and laser-beam scan,

The manufacture approach of 3 group nitride system compound semiconductor element characterized by separating a substrate for every component using the separation slot formed of the scan of a laser beam along with the separation line, and considering as each 3 group nitride system compound semiconductor element.

[Claim 2]

Said semi-conductor layer removal process is the manufacture approach of 3 group nitride system compound semiconductor element according to claim 1 characterized by being carried out according to the electrode formation etching process at which the electrode formation section of the electrode formative layer of the side near said substrate is exposed by etching.

[Claim 3]

Said semi-conductor layer removal process is the manufacture approach of 3 group nitride system compound semiconductor element according to claim 1 characterized by removing by dicing to the part by the side of the electrode formative layer of said substrate on a separation line.

[Claim 4]

The manufacture approach of 3 group nitride system compound semiconductor element given in any 1 term of claim 1 characterized by forming a rear-face slot in a substrate rear face so that it may correspond to said separation slot after removal processes, such as said protective coat, thru/or claim 3.

[Claim 5]

The manufacture approach of 3 group nitride system compound semiconductor element given in any 1 term of claim 1 characterized by carrying out the thinning of the substrate by polish from a rear face after removal processes, such as said protective coat, and only for the separation slot formed in the substrate front face separating a substrate for every component, and considering as each 3 group nitride system compound semiconductor element thru/or claim 3.

[Claim 6]

The manufacture approach of 3 group nitride system compound semiconductor element given in any 1 term of claim 1 characterized by forming a rear-face slot in a substrate rear face so that it may correspond to said separation slot after carrying out the thinning of the substrate by polish from a rear face after removal processes, such as said protective coat, thru/or claim 3.

[Translation done.]

*** NOTICES ***

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]**[0001]****[Field of the Invention]**

This invention relates to the manufacture approach of 3 group nitride system compound semiconductor element formed on the substrate. Especially this invention separates 3 group nitride system compound semiconductor formed on the substrate with an easily and sufficient step stop, and relates to the production process for obtaining each 3 group nitride system compound semiconductor element.

[0002]**[Description of the Prior Art]**

In manufacture of 3 group nitride system compound semiconductor element, for example, manufacture of blue LED etc., sapphire, a spinel, etc. are used as a substrate. In case these divide a wafer in order to divide into each component 3 group nitride system compound semiconductor wafer formed on the substrate since processing was not easy unlike silicon or a gallium arsenide, unlike other semiconductor devices, difficulty is accompanied by them.

[0003]

For example, the separation slot which reaches a depth of about 10 micrometers from a removal or substrate front-face side in a part of 3 group nitride system compound semiconductor layer on a separation line was formed by the dicer [side / component forming face] using a diamond blade (the so-called half cutting), and it was carrying out forming and carrying out roller breaking of the shallow rear-face slot to a rear face with a scriber etc. Under the present circumstances, after grinding the rear face and making a wafer with a thickness of 300 micrometers into about 100 micrometers in thickness after component formation, the rear-face slot was formed in many cases. Consequently, there were many what carried out the method of a crack which does not function as a component on the occasion of separation (component crack), and things which what a part of periphery is missing and it is hard to accept to be a normal article (KAKE) produces about 5%. When setting to 10 micrometers the separation depth of flute which reaches the substrate by the dicer, 20-30 micrometers is required for the width of face. Although the fault resulting from the method of a crack of a substrate will be reduced on the other hand if the depth from a substrate front face is enlarged, width of face also must be expanded to make it still deeper. Saying that width of face required for separation is enlarged means reducing the number of the semiconductor device obtained from one wafer. Furthermore, although the time amount and conditioning of rear-face polish must be changed as opposed to the wafer of different thickness, it is a very complicated activity accompanied by trial-and-error. By the way, although the various proposals (patent No. 3230572 etc.) of what forms a separation slot by the laser beam are made, it has not resulted in utilization in manufacture of 3 group nitride system compound semiconductor element.

[0004]**[Problem(s) to be Solved by the Invention]**

Only in only forming a separation slot by the laser beam, slot formation of laser is melting, evaporation, and a chemical reaction, and a reactant pollutes a component side as discard. Moreover, the short circuit path which is not desirable is formed, a component property will be spoiled remarkably or the fused semi-conductor will become the separation approach with very few accepted products depending on the case.

[0005]

This invention is completed based on the above-mentioned examination result, a substrate is separated with an easily and sufficient step stop, and it aims at obtaining each 3 group nitride system compound semiconductor element.

[0006]**[Means for Solving the Problem]**

In the manufacture approach which according to the means according to claim 1 separates 3 group nitride system compound semiconductor formed on the substrate, and is used as each 3 group nitride system compound semiconductor element in order to solve the above-mentioned technical problem The semi-conductor layer removal process made into the condition that only the electrode formative layer of a side with 3 group nitride system compound semiconductor layer near a substrate on a separation line was left behind, or the condition that there is no 3 group nitride system compound semiconductor layer on a separation line. The protective coat formation process which forms a wrap and a protective coat removable at a next process for a substrate front-face side layer, The laser scan process which scans a laser beam along with a separation line, and forms a separation slot. It is characterized by having removal processes, such as a protective coat which removes the discard produced by the protective coat and laser-beam scan, separating a substrate for every component using the separation slot formed of the scan of a laser beam along with the separation line, and considering as each 3 group nitride system compound semiconductor element. A separation line means the grid frame-like line at the time of seeing the separation side (however, perpendicular to a substrate or a wafer side) of the ideal for separating all 3 group nitride system compound semiconductor elements separately from a wafer from a substrate, wafer front-face, or rear-face side here.

[0007]

Moreover, a means according to claim 2 is characterized by performing a semi-conductor layer removal process according to the electrode formation etching process at which the electrode formation section of the electrode formative layer of the

side near a substrate is exposed by etching. Moreover, a means according to claim 3 is characterized by a semi-conductor layer removal process removing even the part by the side of the electrode formative layer of the substrate on a separation line by dicing.

[0008]

Moreover, a means according to claim 4 is characterized by forming a rear-face slot in a substrate rear face so that it may correspond to a separation slot after removal processes, such as a protective coat. Moreover, a means according to claim 5 is characterized by carrying out the thinning of the substrate by polish from a rear face after removal processes, such as a protective coat, and only for the separation slot formed in the substrate front face separating a substrate for every component, and considering as each 3 group nitride system compound semiconductor element. Moreover, after it carried out these with combination and it carries out the thinning of the substrate by polish from a rear face, a means according to claim 6 is characterized by forming a rear-face slot in a substrate rear face so that it may correspond to the already formed separation slot.

[0009]

[Function and Effect(s) of the Invention]

It can prevent that the melt by the laser scan of 3 group nitride system compound semiconductor layer and a reactant produce a short circuit between the layers which should contact a respectively different electrode by considering as the condition that only the electrode formative layer of a side with 3 group nitride system compound semiconductor layer near a substrate on a separation line was left behind, or the condition that there is no 3 group nitride system compound semiconductor layer on a separation line. Moreover, it can prevent that the melt of the substrate produced by laser scan or 3 group nitride system compound semiconductor layer and a reactant adhere to a semiconductor device by forming a protective coat. It can prevent producing a short circuit between the layers which should contact a polar electrode which is respectively different especially. Thus, without producing fault in the electrical property of 3 group nitride system compound semiconductor element etc., width of face is fixed, is thin, and can form a deep separation slot. That is, adjustment of the separation depth of flute is enabled by the scan speed or the count of multiplex, and the separation slot of the depth according to a deep separation slot and the thickness of a wafer with fixed width of face, or the curvature of a wafer can be formed easily. Moreover, on the occasion of formation of the deep separation slot concerned, exfoliation of 3 group nitride system compound semiconductor layer and a substrate does not arise. The blades and pure water which are an article of consumption required for formation of the separation slot of the same depth can be reduced, and a manufacturing cost can be held down. Laser with a beam diameter of 20 micrometers or less is available, and it can do more narrowly than the width of face of the separation slot produced in dicing in the case of formation of the separation slot of the same depth, for example, spacing of a luminescence side can already be set to 60 micrometers or less in a light emitting device now (claim 1).

[0010]

Before forming a separation slot, if other electrode layers on a separation line are removed, it is not necessary to establish independently the semi-conductor layer removal process for preventing the short circuit between different layers by laser scan, and a routing can be shortened according to the electrode formation etching process at which the electrode formation section of the electrode formative layer of the side near a substrate is exposed by etching (claim 2). Moreover, if dicing removes even the part by the side of the electrode formative layer of a substrate at least, it is possible to delete a substrate surface in the desired depth by conditioning (claim 3).

[0011]

Along with a separation line, a separation side can be certainly formed in a substrate rear face by forming a rear-face slot so that it may correspond to a separation slot (claim 4). Moreover, if the thinning of the substrate is carried out by polish from a rear face, it is also possible only for the separation slot formed in the substrate front face to separate a substrate for every component easily, and to consider as each 3 group nitride system compound semiconductor element (claim 5). If a rear-face slot is formed in a substrate rear face so that it may correspond to the already formed separation slot after carrying out the thinning of the substrate by polish from a rear face combining these, a substrate can be more certainly separated for every component, it can consider as each 3 group nitride system compound semiconductor element, and formation of the front-face side separation slot by laser scan can also make a laser scan quick shallowly (claim 6).

[0012]

[Embodiment of the Invention]

Hereafter, the gestalt of desirable operation of this invention is explained, referring to a drawing. In addition, this invention is not limited to the operation gestalt and example which are explained below. Moreover, in drawing 1 thru/or drawing 3, based on drawing 1 thru/or drawing 3, this invention is applicable [in order to explain the essence of this invention drawing simplified extremely is used but] to the manufacture approach of the usual 3 group nitride system compound semiconductor element as explained below.

[0013]

[The gestalt of the 1st operation]

Drawing 1 is process drawing (sectional view) for explaining the gestalt of operation of the 1st of this invention. Two or more layers 3 group nitride system compound semiconductor layer is formed in 1s of substrates, and a component configuration and electrode formation are performed to them. Although it is made to represent with two 3 group nitride system compound semiconductor layers 2n and 3p, by drawing 1, this means the layer which must not be short-circuited, and does not mean only two-layer 3 group nitride system compound semiconductor layer by it. Next, the condition that only the electrode formative layer of the side near a substrate was left behind by the dicing by etching or the dicer etc. on the separation line is made ((a) of drawing 1). That is, Crevice A is formed. A separation line means the grid frame-like line at the time of seeing the separation side (however, perpendicular to substrate 1s page) of the ideal for separating all 3 group nitride system compound semiconductor elements separately from 1s of substrates from a 1s front-face [of substrates], or rear-face side here. Although considered as the condition of leaving only 2n only of electrode formative layers of the side near a substrate, in (a) of drawing 1, of course, the dicing by etching or the dicer etc. may be performed until 1s of substrates is exposed, or until it removes 1s of some substrates. Next, in order to prevent adhesion of the reactant of 1s of

substrates by laser etc., a protective coat 4 is formed in all front faces ((b) of drawing 1). In the case of formation of the separation slot 5 by laser scan, if a protective coat 4 cannot be easily fused in the part equivalent to which laser is not, and can be removed at a next process and it does not have a bad influence on the property of a semiconductor device, its thing of arbitration is usable.

[0014]

Next, the separation slot 5 is formed in 1s of substrates with laser ((c) of drawing 1). The separation slot 5 is formed in the front-face side (side in which the component was formed) of 1s of substrates, in the shape of a grid frame along with a grid frame-like separation line. The separation slot 5 is good to consider as the 1/5 or more-about depth of the thickness after carrying out the thinning of the 1s of the substrates by polish at a next process. In addition, what is necessary is to combine the thickness of 1s of substrates removed by that cause, and the depth deleted by laser scan, and just to consider as the 1/5 or more-about depth of the thickness after carrying out the thinning of the 1s of the substrates by polish at a next process, when performing the dicing by etching or the dicer etc. until it removes 1s of some substrates. . Next, a protective coat 4 is removed with the reactant by laser ((d) of drawing 1).

[0015]

Next, 1s rear face of substrates is ground, and the thinning of the 1s of the substrates is carried out ((e) of drawing 1).

Next, the rear-face slot 6 is formed in the location corresponding to the separation line of the shape of a grid frame of the rear face of 1s of substrates ((f) of drawing 1). What is necessary is just to form a shallow slot with a scribe etc. about the formation approach of the rear-face slot 6 unlike ***** 5. After [this] roller breaking etc. separates into each component along with a grid frame-like separation line. In this case, since the depth of the separation slot 5 is about [of 1s of substrates which carried out thinning / 1/5 or more], the separation side 7 becomes what connected the separation slot 5 which certainly met the grid frame-like separation line, and the rear-face slot 6. That is, being divided in the direction which is not desirable as for the direction of slant etc. is prevented ((g) of drawing 1).

[0016]

[The gestalt of the 2nd operation]

Drawing 2 is process drawing (sectional view) for explaining the gestalt of operation of the 2nd of this invention. The condition that only the electrode formative layer of the side near a substrate was left behind by the dicing by etching or the dicer etc. on the separation line like the gestalt of operation of the 1st of drawing 1 is made ((a) of drawing 2). In this case, of course [until 1s of substrates is exposed, or until it removes 1s of some substrates], the dicing by etching or the dicer etc. may be performed. Next, the protective coat 4 removable at a next process is formed in all front faces ((b) of drawing 2). Next, with this operation gestalt, the 5d of the 1st slot of the 1/5 or more-about depth of the thickness of 1s of substrates is formed in the front-face side (side in which the component was formed) of 1s of substrates, in the shape of a grid frame along with a grid frame-like separation line ((c) of drawing 2). Next, a protective coat 4 is removed with the reactant by laser ((d) of drawing 2).

[0017]

Next, the rear-face slot 6 is formed so that it may correspond to the separation line of the shape of a grid frame of the rear face of 1s of substrates ((e) of drawing 2). The formation approach of the rear-face slot 6 should just form a shallow slot with a scribe etc. like the thing in the gestalt of the 1st operation. After [this] roller breaking etc. separates into each component along with a grid frame-like separation line. Since it is about [that the depth of 5d of separation slots is 1s of substrates / 1/5 or more], the separation side 7 becomes what connected 5d of separation slots which certainly met the grid frame-like separation line, and the rear-face slot 6 ((f) of drawing 2).

[0018]

[The gestalt of the 3rd operation]

Drawing 3 is process drawing (sectional view) for explaining the gestalt of operation of the 3rd of this invention. The condition that only the electrode formative layer of the side near a substrate was left behind by the dicing by etching or the dicer etc. on the separation line like the gestalt of operation of the 2nd of drawing 2 is made ((a) of drawing 3). In this case, of course [until 1s of substrates is exposed, or until it removes 1s of some substrates], the dicing by etching or the dicer etc. may be performed. Next, the protective coat 4 removable at a next process is formed in all front faces ((b) of drawing 3). Next, the 5d of the 1st slot of the depth more than thickness extent after carrying out the thinning of the 1s of the substrates by polish at a next process is formed in the front-face side (side in which the component was formed) of 1s of substrates, in the shape of a grid frame along with a grid frame-like separation line ((c) of drawing 3). Next, a protective coat 4 is removed with the reactant by laser ((d) of drawing 3).

[0019]

Next, the pressure sensitive adhesive sheet 8 of one sheet is stuck on the whole 1s front face of substrates, is turned over, 1s rear face of substrates is ground, and the thinning of the 1s of the substrates is carried out ((e) of drawing 3). If the thinning of the 1s of the substrates is carried out and thinning is carried out to below the depth of the separation slot 5, each component is separable with the separation slot 5 which certainly met the grid frame-like separation line ((f) of drawing 3).

[0020] [The 1st example]

Drawing 4 is process drawing (sectional view) for explaining the 1st concrete example of this invention in which the yield and component property of a crack and KAKE are evaluated and which went to accumulate. On silicon on sapphire 1 with a thickness of about 300 micrometers, the laminating of the 3 group nitride system compound semiconductor layer was carried out, and about 3000 blue LED components of pn double heterojunction were formed. It simplifies about the laminated structure of the component part concerned, and the sign 2 of 1 shows. there is no electrode **** coming out, the total thickness of 3 group nitride system compound semiconductor layer is about 5 micrometers. First, the inside of each grid formed 10 micrometers of deepest parts, and the 1st slot A of 30 micrometers of **** by the dicer which uses a diamond blade along with the separation line of the shape of a grid frame used as the blue LED component of one. At this time, about 5 micrometers of silicon on sapphire 1 were deleted in the deepest part B of the 1st slot A.

[0021]

Next, transparence resin 4 was applied all over the component forming face, and was stiffened. Next, using the 3rd higher

harmonic wave (wavelength of 355nm) of an YAG laser, the laser beam with a beam diameter of about 20 micrometers was irradiated along with the separation line, and the 2nd slot C deeper 10 more micrometers than the 1st slot A was formed. In this way, the separation slot 5 which deleted about 15 micrometers of silicon on sapphire 1 by the 1st slot A and the 2nd slot C was formed. Then, the rear face of silicon on sapphire 1 was ground, and the thinning of the silicon on sapphire 1 was carried out to 100 micrometers. Next, the separation slot 6 was formed in the rear face of silicon on sapphire 1 with the scribe. Then, silicon on sapphire was broken by roller breaking, and it separated into each blue LED component. Under the present circumstances, the defect-of-shape article (the so-called component crack, KAKE) by breaking silicon on sapphire 1 itself is ten or less pieces, and each light emitting device did not have a difference in the blue LED component and component property which were separated without using laser.

[0022]

[The example 1 of a comparison]

When a front face was made into scribing after grinding dicing and a rear face and also isolation was performed like the 1st example of the above without using laser, 100 or more defect-of-shape articles (the so-called component crack, KAKE) were produced.

[0023]

[The example 2 of a comparison]

When dicing should be performed for the separation slot on surface only using laser and also isolation was performed like the 1st example of the above, there were few defectives (the so-called component crack, KAKE), and they were good. However, since the short circuit of p electrode side layer and n electrode side layer arose, also when it was any, the defect of a component property arose in large quantities. Moreover, the fundamental wave (1064nm) of an YAG laser, and in the case of about 15-micrometer beam diameter, the same result was obtained.

[Brief Description of the Drawings]

[Drawing 1] Process drawing for explaining the gestalt of operation of the 1st of this invention (sectional view).

[Drawing 2] Process drawing for explaining the gestalt of operation of the 2nd of this invention (sectional view).

[Drawing 3] Process drawing for explaining the gestalt of operation of the 3rd of this invention (sectional view).

[Drawing 4] Process drawing for explaining the 1st concrete example of this invention (sectional view).

[Description of Notations]

1 1s Substrate

2 3 Group Nitride System Compound Semiconductor Layer Which Carried Out Laminating

2n The electrode formative layer near a substrate (3 group nitride system compound semiconductor layer)

3p 3 group nitride system compound semiconductor layer

4 Protective Coat

5 5d Separation slot

6 Rear-Face Slot

7 Separation Side

8 Pressure Sensitive Adhesive Sheet

A A crevice or the 1st slot

B The deepest part of the 1st slot

C The 2nd slot

[Translation done.]

* NOTICES *

JPO and NCIP are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] Process drawing for explaining the gestalt of operation of the 1st of this invention (sectional view).

[Drawing 2] Process drawing for explaining the gestalt of operation of the 2nd of this invention (sectional view).

[Drawing 3] Process drawing for explaining the gestalt of operation of the 3rd of this invention (sectional view).

[Drawing 4] Process drawing for explaining the 1st concrete example of this invention (sectional view).

[Description of Notations]

1 1s Substrate

2 3 Group Nitride System Compound Semiconductor Layer Which Carried Out Laminating

2n The electrode formative layer near a substrate (3 group nitride system compound semiconductor layer)

3p 3 group nitride system compound semiconductor layer

4 Protective Coat

5 5d Separation slot

6 Rear-Face Slot

7 Separation Side

8 Pressure Sensitive Adhesive Sheet

A A crevice or the 1st slot

B The deepest part of the 1st slot

C The 2nd slot

[Translation done.]

(51) Int.Cl. ⁷	F I	テーマコード (参考)
HO 1 L 21/301	HO 1 L 21/78	A
HO 1 L 33/00	HO 1 L 33/00	C
	HO 1 L 21/78	B

審査請求 未請求 請求項の数 6 O L (全 8 頁)

(21) 出願番号	特願2002-183730 (P2002-183730)	(71) 出願人	000241463
(22) 出願日	平成14年6月24日 (2002.6.24)		豊田合成株式会社
			愛知県西春日井郡春日町大字落合字長畑 1 番地
		(74) 代理人	100087723
			弁理士 藤谷 修
		(72) 発明者	橋村 昌樹
			愛知県西春日井郡春日町大字落合字長畑 1 番地 豊田合成株式会社内
		F ターム (参考)	5F041 CA40 CA74 CA75 CA76 CA77


(54) 【発明の名称】 3 族窒化物系化合物半導体素子の製造方法

(57) 【要約】

【課題】 素子ワレ、カケの少ない、歩留まりの良い 3 族窒化物系化合物半導体素子の分離方法を提供する。

【解決手段】 基板 1 s に、複数層の 3 族窒化物系化合物半導体層を形成し、素子形状及び電極形成を行う。(2 つの 3 族窒化物系化合物半導体層 2 n と 3 p で代表させている。) 分離線上に、エッチング又はダイサーによるダイシング等で、基板に近い側の電極形成層のみ残された状態、又は分離線上の 3 族窒化物系化合物半導体層が無い状態を作る (a)。保護膜 4 を全表面に形成し (b)、レーザーにより、基板 1 s に、分離溝 5 を形成する (c)。保護膜 4 をレーザーによる反応物とともに除去し (d)、基板 1 s 裏面を研磨し、基板 1 s を薄膜化する (e)。次に基板 1 s の裏面の格子枠状の分離線に対応するように、裏面溝 6 を形成し (f)、分離線に沿って個々の素子に分離する (g)。

【選択図】 図 1



【特許請求の範囲】

【請求項 1】

基板上に形成された 3 族窒化物系化合物半導体素子を分離して個々の 3 族窒化物系化合物半導体素子とする製造方法において、
分離線上の 3 族窒化物系化合物半導体層が前記基板に近い側の電極形成層のみ残された状態、又は分離線上の 3 族窒化物系化合物半導体層が無い状態とする半導体層除去工程と、
基板表面側層を覆う、後の工程で除去可能な保護膜を形成する保護膜形成工程と、
分離線に沿ってレーザービームを走査して分離溝を形成するレーザー走査工程と、
前記保護膜及びレーザービーム走査により生じた不要物を除去する保護膜等除去工程とを有し、
分離線に沿ってレーザービームの走査により形成された分離溝を用いて基板を素子ごとに分離して個々の 3 族窒化物系化合物半導体素子とすることを特徴とする 3 族窒化物系化合物半導体素子の製造方法。

【請求項 2】

前記半導体層除去工程は、エッチングにより前記基板に近い側の電極形成層の電極形成部を露出させる電極形成エッチング工程により行われることを特徴とする請求項 1 に記載の 3 族窒化物系化合物半導体素子の製造方法。

【請求項 3】

前記半導体層除去工程は、ダイシングにより分離線上の、前記基板の電極形成層側の一部まで除去することを特徴とする請求項 1 に記載の 3 族窒化物系化合物半導体素子の製造方法。

【請求項 4】

前記保護膜等除去工程以降に、前記分離溝に対応するように、基板裏面に裏面溝を形成することを特徴とする請求項 1 乃至請求項 3 のいずれか 1 項に記載の 3 族窒化物系化合物半導体素子の製造方法。

【請求項 5】

前記保護膜等除去工程以降に、基板を裏面から研磨により薄肉化して、基板表面に形成された分離溝のみにより基板を素子ごとに分離して個々の 3 族窒化物系化合物半導体素子とすることを特徴とする請求項 1 乃至請求項 3 のいずれか 1 項に記載の 3 族窒化物系化合物半導体素子の製造方法。

【請求項 6】

前記保護膜等除去工程以降に、基板を裏面から研磨により薄肉化した後、前記分離溝に対応するよう、基板裏面に裏面溝を形成することを特徴とする請求項 1 乃至請求項 3 のいずれか 1 項に記載の 3 族窒化物系化合物半導体素子の製造方法。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】

本発明は基板上に形成された 3 族窒化物系化合物半導体素子の製造方法に関する。本発明は特に、基板上に形成された 3 族窒化物系化合物半導体を容易且つ歩止まり良く分離して、個々の 3 族窒化物系化合物半導体素子を得るための製造工程に関する。

【0002】

【従来の技術】

3 族窒化物系化合物半導体素子の製造、例えば青色 LED 等の製造においては、基板としてサファイアやスピネルなどが用いられている。これらはシリコンやガリウムヒ素と異なり、加工が容易でないため、基板上に形成した 3 族窒化物系化合物半導体ウエハを個々の素子に分離するためウエハを分割する際、他の半導体素子とは異なり困難が伴う。

【0003】

例えば、素子形成面側をダイヤモンドブレードを用いたダイサーにより、分離線上の 3 族窒化物系化合物半導体層の一部を除去又は基板表面側から約 $10\mu\text{m}$ の深さに達する分離溝を形成し（いわゆるハーフカット）、裏面にスクライバーで浅い裏面溝を形成してロー

ラブレイキングするなどしていた。この際、厚さ300 μ mのウエハを素子形成後に裏面を研磨して厚さ100 μ m程度としてから裏面溝を形成することが多かった。その結果、分離に際し、素子として機能しないような割れ方をしたものの(素子ワレ)、周辺部が一部欠けて正常品とは認めがたいもの(カケ)が5%程度生じるものがあった。ダイサーによる基板に達する分離溝の深さを10 μ mとする場合、その幅は20~30 μ mが必要である。一方基板表面からの深さを大きくすると基板のワレ方に起因する不具合が低減されるが、さらに深くするには幅も広げざるを得ない。分離に必要な幅を大きくすると言うことは、1枚のウエハから得られる半導体素子の個数を減らすことを意味する。更に異なる厚さのウエハに対しては例えば裏面研磨の時間や条件設定を変えなければならないが、それは試行錯誤を伴う極めて煩雑な作業である。ところで、レーザービームにより分離溝を形成するものが各種提案(特許第3230572号等)されているが、3族窒化物系化合物半導体素子の製造において、実用化には至っていない。

【0004】

【発明が解決しようとする課題】

単にレーザービームにより分離溝を形成するのみでは、レーザーの溝形成が溶融、蒸発、及び化学反応であって、反応物が不要物として素子面を汚染する。また、溶融した半導体が、望ましくない短絡経路を形成し、素子特性を著しく損ねたり、場合によっては合格品が極めて少ない分離方法となってしまう。

【0005】

本発明は上記の検討結果に基づき完成されたものであって、基板を容易且つ歩止まり良く分離して、個々の3族窒化物系化合物半導体素子を得ることを目的とする。

【0006】

【課題を解決するための手段】

上記の課題を解決するため、請求項1に記載の手段によれば、基板上に形成された3族窒化物系化合物半導体を分離して個々の3族窒化物系化合物半導体素子とする製造方法において、分離線上の3族窒化物系化合物半導体層が基板に近い側の電極形成層のみ残された状態、又は分離線上の3族窒化物系化合物半導体層が無い状態とする半導体層除去工程と、基板表面側層を覆う、後の工程で除去可能な保護膜を形成する保護膜形成工程と、分離線に沿ってレーザービームを走査して分離溝を形成するレーザー走査工程と、保護膜及びレーザービーム走査により生じた不要物を除去する保護膜等除去工程とを有し、分離線に沿ってレーザービームの走査により形成された分離溝を用いて基板を素子ごとに分離して個々の3族窒化物系化合物半導体素子とすることを特徴とする。ここで分離線とは、ウエハから全ての3族窒化物系化合物半導体素子を個々に分離するための理想の分離面(ただし基板又はウエハ面に垂直)を、基板又はウエハ表面側又は裏面側から見た場合の、格子枠状の線を意味する。

【0007】

また、請求項2に記載の手段は、半導体層除去工程は、エッチングにより基板に近い側の電極形成層の電極形成部を露出させる電極形成エッチング工程により行われることを特徴とする。また、請求項3に記載の手段は、半導体層除去工程は、ダイシングにより分離線上の、基板の電極形成層側の一部までを除去することを特徴とする。

【0008】

また、請求項4に記載の手段は、保護膜等除去工程以降に、分離溝に対応するように、基板裏面に裏面溝を形成することを特徴とする。また、請求項5に記載の手段は、保護膜等除去工程以降に、基板を裏面から研磨により薄肉化して、基板表面に形成された分離溝のみにより基板を素子ごとに分離して個々の3族窒化物系化合物半導体素子とすることを特徴とする。また、請求項6に記載の手段は、これらを組合せ、基板を裏面から研磨により薄肉化した後、既に形成された分離溝に対応するよう、基板裏面に裏面溝を形成することを特徴とする。

【0009】

【作用及び発明の効果】

分離線上の3族窒化物系化合物半導体層が基板に近い側の電極形成層のみ残された状態、又は分離線上の3族窒化物系化合物半導体層が無い状態とすることで、3族窒化物系化合物半導体層のレーザー走査による溶融物、反応物が、各々異なる電極と接触すべき層の間で短絡を生じること防止することができる。また、保護膜を形成することで、レーザー走査により生じる基板や3族窒化物系化合物半導体層の溶融物、反応物が半導体素子に付着すること防止することができる。特に、各々異なる極性の電極と接触すべき層の間で短絡を生じること防止することができる。このようにして、3族窒化物系化合物半導体素子の電気特性等に不具合を生じることなく、幅が一定で細く、深い分離溝を形成することができる。即ち、走査速度や多重回数で分離溝の深さを調整可能とし、幅が一定な、深い分離溝やウエハの厚さやウエハの反りに応じた深さの分離溝を容易に形成することができる。また、当該深い分離溝の形成に際し3族窒化物系化合物半導体層と基板の剥離が生じない。同じ深さの分離溝の形成に必要な消耗品であるブレードや純水を削減することができ、製造コストを抑えることができる。現在既に $20\mu\text{m}$ 以下のビーム径のレーザーが入手可能で、同じ深さの分離溝の形成の際にダイシングで生じる分離溝の幅より狭くでき、例えば発光素子においては発光面の間隔を $60\mu\text{m}$ 以下とすることができる（請求項1）。

【0010】

分離溝を形成する前に、エッチングにより基板に近い側の電極形成層の電極形成部を露出させる電極形成エッチング工程により、分離線上の他の電極層を除去すれば、レーザー走査による異なる層間の短絡を防ぐための半導体層除去工程を別に設ける必要がなく、作業工程が短縮できる（請求項2）。また、ダイシングにより少なくとも、基板の電極形成層の一部までを除去すれば、条件設定により基板表層を所望の深さに削ることが可能である（請求項3）。

【0011】

分離溝に対応するよう、基板裏面に裏面溝を形成することで、確実に分離線に沿って分離面を形成することができる（請求項4）。また、基板を裏面から研磨により薄肉化すれば、基板表面に形成された分離溝のみにより容易に基板を素子ごとに分離して個々の3族窒化物系化合物半導体素子とすることも可能である（請求項5）。これらを組合わせて、基板を裏面から研磨により薄肉化した後、既に形成された分離溝に対応するよう、基板裏面に裏面溝を形成すれば、より確実に基板を素子ごとに分離して個々の3族窒化物系化合物半導体素子とすることができ、レーザー走査による表面側分離溝の形成も、浅く且つレーザー走査を速くすることができる（請求項6）。

【0012】

【発明の実施の形態】

以下、本発明の好ましい実施の形態について、図面を参照しつつ説明する。尚、本発明は以下に説明する実施形態、実施例に限定されるものではない。また、図1乃至図3においては、本発明の本質を説明するため、極めて簡略化した図を用いるが、以下に説明する通り、図1乃至図3に基づいて、本発明は通常の3族窒化物系化合物半導体素子の製造方法に適用できるものである。

【0013】

【第1の実施の形態】

図1は、本発明の第1の実施の形態を説明するための工程図（断面図）である。基板1sに、複数層の3族窒化物系化合物半導体層を形成し、素子形状及び電極形成を行う。図1では、2つの3族窒化物系化合物半導体層2nと3pで代表させているが、これは短絡させてはいけない層を意味するのであって、2層の3族窒化物系化合物半導体層のみを意味するものではない。次に、分離線上に、エッチング又はダイサーによるダイシング等で、基板に近い側の電極形成層のみ残された状態を作る（図1の（a））。即ち、凹部Aを形成する。ここで分離線とは、基板1sから全ての3族窒化物系化合物半導体素子を個々に分離するための理想の分離面（ただし基板1s面に垂直）を、基板1s表面側又は裏面側から見た場合の、格子枠状の線を意味する。図1の（a）では、基板に近い側の電極形成

層 2 n のみ残す状態としたが、基板 1 s が露出するまで、或いは基板 1 s の一部を取り除くまで、エッチング又はダイサーによるダイシング等を行って良いことはもちろんである。次に、レーザーによる基板 1 s の反応物等の付着を防止するため、保護膜 4 を全表面に形成する（図 1 の（b））。保護膜 4 は、レーザー走査による分離溝 5 の形成の際、レーザーが当たらない部分では容易には溶融しないものであって、後の工程で除去可能であり、半導体素子の特性に悪影響を及ぼさないものであれば任意のものが使用可能である。

【0014】

次に、レーザーにより、基板 1 s に、分離溝 5 を形成する（図 1 の（c））。分離溝 5 は格子枠状の分離線に沿って基板 1 s の表面側（素子を形成した側）に格子枠状に形成される。分離溝 5 は、後の工程で研磨により基板 1 s を薄肉化した後の厚さの $1/5$ 程度以上の深さとするが良い。尚、基板 1 s の一部を取り除くまで、エッチング又はダイサーによるダイシング等を行う場合は、それにより取り除かれた基板 1 s の厚さとレーザー走査により削られた深さを併せて、後の工程で研磨により基板 1 s を薄肉化した後の厚さの $1/5$ 程度以上の深さとするれば良い。次に、保護膜 4 をレーザーによる反応物とともに除去する（図 1 の（d））。

【0015】

次に、基板 1 s 裏面を研磨し、基板 1 s を薄肉化する（図 1 の（e））。次に基板 1 s の裏面の格子枠状の分離線に対応する位置に、裏面溝 6 を形成する（図 1 の（f））。裏面溝 6 の形成方法に関しては分離溝 5 と異なり、スクライパー等により浅い溝を形成すれば良い。こののちローラーブレイキング等により格子枠状の分離線に沿って個々の素子に分離する。この場合、分離溝 5 の深さは薄肉化した基板 1 s の $1/5$ 程度以上であるので、分離面 7 は確実に格子枠状の分離線に沿った、分離溝 5 と裏面溝 6 とを接続したものとなる。即ち、斜め方向などの望ましくない方向に割れることが防止される（図 1 の（g））。

【0016】

〔第 2 の実施の形態〕

図 2 は、本発明の第 2 の実施の形態を説明するための工程図（断面図）である。図 1 の第 1 の実施の形態同様、分離線上に、エッチング又はダイサーによるダイシング等で、基板に近い側の電極形成層のみ残された状態を作る（図 2 の（a））。この場合、基板 1 s が露出するまで、或いは基板 1 s の一部を取り除くまでエッチング又はダイサーによるダイシング等を行って良いことはもちろんである。次に、後の工程で除去可能な保護膜 4 を全表面に形成する（図 2 の（b））。次に、本実施形態では、基板 1 s の厚さの $1/5$ 程度以上の深さの第 1 の溝 5 d を、格子枠状の分離線に沿って基板 1 s の表面側（素子を形成した側）に格子枠状に形成する（図 2 の（c））。次に、保護膜 4 をレーザーによる反応物とともに除去する（図 2 の（d））。

【0017】

次に基板 1 s の裏面の格子枠状の分離線に対応するように、裏面溝 6 を形成する（図 2 の（e））。裏面溝 6 の形成方法は第 1 の実施の形態におけるものと同様に、スクライパー等により浅い溝を形成すれば良い。こののちローラーブレイキング等により格子枠状の分離線に沿って個々の素子に分離する。分離溝 5 d の深さが基板 1 s の $1/5$ 程度以上であるので、分離面 7 は確実に格子枠状の分離線に沿った、分離溝 5 d と裏面溝 6 とを接続したものとなる（図 2 の（f））。

【0018】

〔第 3 の実施の形態〕

図 3 は、本発明の第 3 の実施の形態を説明するための工程図（断面図）である。図 2 の第 2 の実施の形態同様、分離線上に、エッチング又はダイサーによるダイシング等で、基板に近い側の電極形成層のみ残された状態を作る（図 3 の（a））。この場合、基板 1 s が露出するまで、或いは基板 1 s の一部を取り除くまでエッチング又はダイサーによるダイシング等を行って良いことはもちろんである。次に、後の工程で除去可能な保護膜 4 を全表面に形成する（図 3 の（b））。次に、後の工程で研磨により基板 1 s を薄肉化した後

の厚さ程度以上の深さの第1の溝5dを、格子枠状の分離線に沿って基板1sの表面側（素子を形成した側）に格子枠状に形成する（図3の（c））。次に、保護膜4をレーザーによる反応物とともに除去する（図3の（d））。

【0019】

次に、1枚の粘着シート8を基板1s表面全体に貼り付け、裏返して基板1s裏面を研磨し、基板1sを薄肉化する（図3の（e））。基板1sを薄肉化して、分離溝5の深さ以下にまで薄肉化すれば、確実に格子枠状の分離線に沿った、分離溝5により個々の素子が分離できる（図3の（f））。

【0020】〔第1実施例〕

図4はワレとカケの歩留まり及び素子特性を評価するために行った、本発明の具体的な第1の実施例を説明するための工程図（断面図）である。厚さ約300 μ mのサファイア基板1上に3族窒化物系化合物半導体層を積層して、pnダブルヘテロ接合の約3000個の青色LED素子を形成した。当該素子部分の積層構造については簡略化し1の符号2で示す。電極含まないで、3族窒化物系化合物半導体層の総膜厚は約5 μ mである。まず、ダイヤモンドブレードを使用するダイサーによって、各格子内が1の青色LED素子となる格子枠状の分離線に沿って、最深部10 μ m、幅約30 μ mの第1の溝部Aを形成した。この時、第1の溝部Aの最深部Bにおいて、サファイア基板1は約5 μ m削除された。

【0021】

次に、透明樹脂4を素子形成面の全面に塗布し、硬化させた。次にYAGレーザーの第3次高調波（波長355nm）を用い、ビーム径約20 μ mのレーザービームを分離線に沿って照射し、第1の溝部Aより更に10 μ m深い第2の溝部Cを形成した。こうして第1の溝部Aと第2の溝部Cにより、サファイア基板1を約15 μ m削った分離溝5が形成された。この後、サファイア基板1の裏面を研磨し、サファイア基板1を100 μ mまで薄肉化させた。次にサファイア基板1の裏面にスクライバーにより分離溝6を形成した。この後、ローラーブレイキングによりサファイア基板を割り、個々の青色LED素子に分離した。この際、サファイア基板1を割ること自体による形状不良品（いわゆる素子ワレ、カケ）は10個以下であり、また、各発光素子は、レーザーを用いずに分離した青色LED素子と素子特性に差異がなかった。

【0022】

〔比較例1〕

レーザーを用いずに、表面をダイシング、裏面を研磨後のスクライビングとした他、上記第1実施例と同様に素子分離を行った場合、形状不良品（いわゆる素子ワレ、カケ）は100個以上生じた。

【0023】

〔比較例2〕

表面の分離溝をレーザーのみを用い、ダイシングを行わないものとした他、上記第1実施例と同様に素子分離を行った場合、不良品（いわゆる素子ワレ、カケ）は少なく、良好であった。しかし、p電極側層とn電極側層の短絡が生じるため、いずれの場合も素子特性の不良が大量に生じた。又、YAGレーザーの基本波（1064nm）、ビーム径約15 μ mの場合においても、同様な結果が得られた。

【図面の簡単な説明】

【図1】本発明の第1の実施の形態を説明するための工程図（断面図）。

【図2】本発明の第2の実施の形態を説明するための工程図（断面図）。

【図3】本発明の第3の実施の形態を説明するための工程図（断面図）。

【図4】本発明の具体的な第1の実施例を説明するための工程図（断面図）。

【符号の説明】

1、1s 基板


2 積層した3族窒化物系化合物半導体層

2n 基板に近い電極形成層（3族窒化物系化合物半導体層）


3p 3族窒化物系化合物半導体層

- 4 保護膜
 5、5d 分離溝
 6 裏面溝
 7 分離面
 8 粘着シート
 A 凹部又は第1の溝部
 B 第1の溝部の最深部
 C 第2の溝部


【図1】



【図2】



【図3】



【図4】

